

ABSTRACT

A trace control circuit according to the present invention comprises a branch event generation circuit 1 having an address abbreviation information generation circuit 8 for detecting a portion
5 in which a branch-source address and a branch-destination address are overlapped with each other from the upper-bit side of the address data thereof and generating branch-destination address abbreviation information on the basis of the result of the detection, and a trace data abbreviation circuit 5 for performing abbreviation of one part
10 of trace data in accordance with the branch-destination address abbreviation information and outputting the partly abbreviated trace data, whereby the number of data packets of the trace data can be reduced to speed up the output operation of the trace data, and the ability to output trace data in real time can be thereby improved
15 greatly.

"000000" 000000